HOME INDEXING CALL FOR PAPERS JOURNAL POLICY MANUSCRIPT CURRENT ARCHIVES EDITORIAL TEAM
   
TITLE : A SUBSTRATE BIASED FULL ADDER CIRCUIT  
AUTHORS : Saravanakumar C      Senthilmurugan S            
DOI : http://dx.doi.org/10.18000/ijies.30138  
ABSTRACT :

With the recent advances in the VLSI design and technology, the challenge in the design complexity of IC has grown. One of the major challenge is to design a logic with power minimization. This is due to two reasons, one is the long battery backup for mobile and portable devices and second is due to increase in number of transistors packed in a single chip which will lead to reliability problems.  As addition is one of the indispensible operation in digital system we selected the basic full adder and the substrate biased full adder. The design criterion of a full adder is usually multi  fold. In this paper we did a comparative study based on the number of transistor used. The circuits are simulated in a famous EDA tool ORCAD. The results show that there is a considerable reduction in transistor count with respect to substrate biasing. In future these adders can be developed into an enhanced ALU with added features.  

Key words: CMOS adder, ORCAD, Substrate biased adder, transistor count, ALU.

 
  Download Full Paper
 
Copyrights ©Sathyabama Institute of Science and Technology (Deemed to be University).
Powered By: Infospace Technologies